make a bit tidier
verilog for the fpga side of the mem command

tested on xilinx zynq 010