Read whole receive FIFO during interrupt.