Updating driver.py to add support for RTL files, such as verilog and VHDL. Also added --rtl to get all of these at once.