Link up Fifo button.
Decouple 'length' value sent to FPGA in RRR packet, and actual number of data RRR packets sent following it, for debugging. Add FIFO debug packet to each bulk data UDP packet.
Have edittexts reflect current value after limiting range.