Riscv trunk

Basic tests for RV32I, RV64I, RV32IM, RV64IM; fixing register indexing bug, now permits indices to x31; adding pseudo-op for MV Rd, Rs1 ==> ADDI Rd, Rs1, 0x00 for RV32I and RV64I