Potential final Qsys and top level design

final Qsys design and top level vhdl. only thing that might need to be
added is hardware accelerators