indentation of mips module
Merge branch 'master' of github.com:fakhreldin-m-abdelkhalik/Verilog-Mips