Added wire->upto flag for signals such as "wire [0:7] x;"
Added support for "upto" wires to Verilog front- and back-end