code for my master's thesis on FPGAs