remove coregen ram for sectorbuffer, and use our own async ram
instead.  change many fastio signals to unsigned. various fixes
to get sectorbuffer mapping for read access by cpu (works in
simulation now). Various other things.  icache work temporarily
disabled.  Issue #31.