Some fixes for getting FPGA timing.