A "soft" (VHDL) implementation of the UTMI+ PHYs specification using the SERDES found in Xilinx Spartan-6.