Fixed VHDL (and Verilog) code generation.

Now all expressions are flattened (because compilers have hard time figuring out what does "xxx(12 downto 1)" mean), there are not more than single operation per assignment.

Sign, ones and zero extension realized through concat and slice operations. No need for separate operations.

Fixed slice code generation (wrong size was taken).