bring memory write back into new CPU.  Calculate memory access
waitstates centrally with knowledge of clock phase relationships.