UVM Testbench For SystemVerilog Combinator Implementation