Added VHDL option to create vhdl components and simulation top-level
Removed silly println to denote success
Merge branch 'master' of https://github.com/FinnK/jNeuroML