A convinient way to split your verilog code into seperate files for each module