fix sweep output bank col and row
Merge branch 'master' of github.com:VLSI6332/vipro