In cases where VHDL syntax requires semicolons *after* lines, not *between* them, don't emit a semicolon for empty lists
Merge pull request #3 from gergoerdi/master

Fix for pretty-printing of Modules with no internal signals