Added ESD prevention documentation.

Added ByteBlaster documentation.

Modified FPGA banks.