First VHDL backend trial