Remember the general rule of synthesizable processes: The sensitivity list should contain clock and reset only (clocked process) or should contain all "inputs" to the process (combinational logic).  Violating these rules could create serious synthesis issues, and is misleading.