Some Basic Verilog Learnings