Moved start of start bit to after syn-ack completion. Added extra mark signalling.
Adding explicit wires for core integration to allow internal feedback etc.