Verilog code generation complete

Verilog generation is not finished, gitignore was fixed (again). The GUI
has been updated and a, for now empty, MyHDL tab has been added.