A SimpleRISC Process in VHDL