Buffered DAC in VHDL level for throughput.

Modified the zpuino_fifo and integrated with my DAC to
give an interrupt whenever the fifo bufffer drops between 50% full.
This allows for bitrates of at least 44.1 kHz (8-bit samples tested)