MIPS 5 stage Architecture Simulation