Reconfigure Xilinx FPGA before every test run