Started scaling up FPLA VHDL model