Working Repository for VeriFast and Personal Verilog Projects