Verilog implemetation of AVS_BUS MASTER