-) problem woth asynchronous clock domains solved
the problem was that clk2 was not a multipe of clk1 (clk2=120Mhz,clk1=100)
<<clk2 must be a staraighjt multiple of clk1>>
-) clk2 = 200Mhz and clk1 = 100Mhz