Add CPU mode to output instructions debug
Fix MSR instructions

Writing the T bit shouldn’t be done, but it’s not actually blocked by
the CPU, this is because writing it is OK when writing to SPSR. This
caused a bug in my implementation where popping the SPSR from the stack
would discard the T bit, causing issues with the instruction set
selection in nested IRQs