sync-oneway: be explicit about default 0 state
axi-registers: don't register read value -- expect ifc user to do it
axi-dma-writer: assign 0 to unused read signals
zybo-eth-capture: simple packet capture to axi test (not working yet)

FIFO18E1 fifos seem to be working a bit differently on the fpga than in simulation...