Verilog code of the test bench for 8 bit unsigned ripple carry adder module