working verilog code and testbench for lcbbc codes

This is scalable and synthesizable code. Synthesizable means it is ready to be implemented on FPGA or ASIC using their tool chains. Scalable means that it is written in a format that will not take hours to synthesize or simulate. I spent a lot of time getting it to work. FPGA testing of this code is close to finish as well.