Verilog core