Redesigned write buffering scheme - 2 page bufs per bus instead of 1 buf per chip