added slight delay to slave clock to avoid startup glitch in modelsim simulation. this delay will be ignored when synthesized