Verilog ALU project for Dr. Kris Schindler's Computer Organization course at UB