hdl: Modified FPGA correction phase/gain for 16-bit accesses.