Implemented 'High Impedance State' like functionality and Buffer gate

The basic idea is that a wire can have a 3rd state - 'Z'
Can create Logic Contentions and a warning will be generated when it does
Buffer will have Z state when not enabled
Also dealt with a minor bug in BCD to 7 segment display