3 clock Load - Separated edges

When using the argument 0, the negedge of latch overlaps with negedge of data. This showed to produce unwanted spikes in simulations. Just separating them.