Generate and handle FPGA timer interrupt.