Debugged testbench and core rtl. Now it builds.
Adding a Makefile to buils the fpga entropy core.