Added clock parameters to make timing analysis easier
Merge branch 'master' of http://github.com/weberd6/FPLA_vlsi_project