Verilog code for a pipelined RISC processor using the Little Computer Architecture