Breakout in Verilog for Lab 3b