switch polarity of UART signals to match 3.3 V logic-level cables such as FTDI's TTL-232R-3V3 series
update hw.py to respect 'port' argument
add lowpass filters on downconverter reference clocks
add series resistors on control lines for isolation
add series element in the 1.2 V path for current measurement