more tinkering

not sure if I helped or not. It appears enabling the write enable latch
in the ISR is still imbalanced. It enters through the steps once, but
when it tries to check the status register again after writing to the
latch, the ISR fails.