SelfTest loading R0-R7 from RI.
Homgenize formatting of Core testbench.
Pipe RI into bypass.
Pipe X and Y outputs from RegisterFile into Bypass.
Add RL and RC registers to Decode and allow loading them from RI in the same stage.