Add udev rules for Xilinx FPGA boards