Lab0 complete LED and SW1 behaviors per lab requirements. The undesired affect we get when TMR1 is not reset to zero the LED and SW1 experience a delay due to stored data in registers  (my extra credit response FYI) asynchronous and synchronous events.