Add prelude functions for new multi-clock testbench generation
Have Haskell simulation behave the same as VHDL simulation for multi-clock