Update to colorize Verilog and Xilinx UCF files.

git-svn-id: https://plugins.svn.wordpress.org/syntaxhighlighter-evolved-vhdl-brush/trunk@903028 b8457f37-d9ea-0310-8a92-e5e31aec5664